

# Intel Xeon E5 v2 Architecture


Jordan Costello  
Vineeta Singh

# Xeon E5 v2

- General Overview
- Memory
- Ring Interconnect
- I/O
- Pipeline
- Intel AVX
- Security
- Benchmarks
- Applications

# General Overview

- Ivy Bridge-E
- 2600v2 series
- 2.4 GHz clock, 3.4 GHz Turbo
- Tray Price: \$2366.00
- LGA 2011 Socket
- ISA: Intel 64
- 12 Cores/24 Threads
- No integrated GPU




# Memory

- Supports up to 768GB DDR<sub>3</sub>
- 46-bit addressing, 48-bit virtual addressing
- 3 levels of cache
- 4 memory channels
- 1 GB page support for server applications

# Ring Interconnect

- Connects all components which require access to memory.
- Data ring is 32-bytes
- Request Ring
- ACK Ring
- Snoop Ring



# I/O - Intel VT

## Intel® VT Roadmap: Overview

Vector 3:  
I/O Focus

PCI-SIG

Standards for I/O-device sharing:

- Natively sharable I/O devices
- Endpoint DMA-translation caching

Vector 2:  
Platform Focus

VT-d

Infrastructure for I/O-device virtualization:

- DMA protection and remapping
- Interrupt filtering and remapping

Vector 1:  
Processor Focus

VT-x

VT-i

Establish foundation for virtualization in the Intel® 64 and Itanium® architectures...

- ... followed by on going evolution of support:
- Microarchitectural (e.g., lower VM entry/exit costs)
  - Architectural (e.g., extended page tables – EPT)

VMM  
Software  
Evolution

Software-only VMMs

- Binary translation
- Paravirtualization
- Device Emulation

Simpler and more Secure VMMs through foundation of virtualizable ISAs

Improved CPU and I/O virtualization Performance and Functionality as VMMs exploit infrastructure provided by VT-x, VT-i, VT-d


Past  
No Hardware Support

Today  
VMM software evolution over time with hardware support



# Intel Integrated I/O

- Introduced for Xeon E5 processors
- Removes memory bandwidth constraints
- Used with Ethernet controllers
- PCIe interface is integrated onto the processor itself, instead of an I/O hub or south bridge.



# Pipeline




Figure 2-4. Intel Core Microarchitecture Pipeline Functionality

# Intel AVX

## Intel® Advanced Vector Extension (AVX)

*256-bit vector extension to SSE for FP intensive applications*

### KEY FEATURES

#### Wider Vectors

Increased from 128 bit to 256 bit

#### Enhanced Data Rearrangement

Use the new 256 bit primitives to broadcast, mask loads and do data permutes

#### Three Operand, Non Destructive Syntax

Designed for efficiency and future extensibility

### BENEFITS

Up to 2x peak FLOPs output

Organize, access and pull only necessary data more quickly and efficiently


Fewer register copies, better register use, more opportunities for parallel loads and compute operations, smaller code size



# AES New Instructions


- Enables fast and secure data encryption and decryption.
- 6 Instructions offer full hardware support for AES
- 4 instructions for encryption and decryption
- 2 instructions for AES key expansion

# Secure Key




# Performance/Benchmarks

Sandy Bridge (2690) and Ivy Bridge (2679 v2) Comparison



Computation



Power Consumption

# Applications


General Purpose Computing

Technical Computing

High Performance Computing

Used by 4 of the 10 fastest supercomputers (Nov. 2013)

# Top 10 Comparison



# Sources

<http://ark.intel.com/products/75281>

<http://www.itproportal.com/2012/04/24/intel-ivy-bridge-architecture-breakdown/>

<http://www.microway.com/hpc-tech-tips/intel-xeon-e5-2600v2-ivy-bridge-processor-review/>

<http://meseec.ce.rit.edu/551-projects/winter2012/1-2.pdf>

<http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf>

<https://www-ssl.intel.com/content/www/us/en/processors/xeon/xeon-e5-v2-datasheet-vol-2.html>

<http://research.engineering.wustl.edu/~songtian/pdf/intel-ivy.pdf>

<http://www.intel.com/content/www/us/en/benchmarks/server/xeon-e5-2600-v2/xeon-e5-2600-v2-summary.html>

<http://www.top500.org/lists/2013/11/>

<http://www.intel.com/content/www/us/en/io/data-direct-i-o-faq.html>

<http://www.intel.com/content/www/us/en/io/direct-data-i-o.html>

<http://software.intel.com/en-us/articles/intel-xeon-processor-e5-2600-v2-product-family-technical-overview>

<http://securedarchives.com/2013/09/intels-xeon-e5-2600-v2-12-core-ivy-bridge-ep-for-servers/>

<http://embedded.communities.intel.com/servlet/JiveServlet/showImage/38-5432-3883/Xeon+inners1.JPG>

<http://software.intel.com/en-us/articles/intel-advanced-encryption-standard-aes-instructions-set>

[http://www.dvhardware.net/news/intel\\_avx\\_slide.jpg](http://www.dvhardware.net/news/intel_avx_slide.jpg)

<http://virtualization.info/en/news/2008/03/intel-to-introduce-new-virtualization.html>

# Thank You

